

CLAIMS:

1 A semiconductor processing method of forming transistors  
comprising:

forming a plurality of shallow trench isolation regions received  
within a substrate, the shallow trench isolation regions being formed to  
define a plurality of active areas having widths within the substrate,  
some of the widths being no greater than about one micron, at least  
two of the widths being different; and

forming a gate line over respective active areas to provide  
individual transistors, the transistors corresponding to the active areas  
having the different widths having different threshold voltages.

2. The semiconductor processing method of claim 1 further  
comprising for the transistors having the different widths, providing the  
different threshold voltages without using a separate channel implant for  
the transistors.

3. The semiconductor processing method of claim 1, wherein the  
two different widths are each less than one micron.

Sub  
a1

1 4. The semiconductor processing method of claim 1, wherein the  
2 different threshold voltages are each less than 2 volts.

3  
4 5. The semiconductor processing method of claim 1, wherein the  
5 different threshold voltages are each less than 1 volt.

6  
7 6. The semiconductor processing method of claim 1, wherein the  
8 two different widths are each less than one micron, and the different  
9 threshold voltages are each less than 2 volts.

10  
11 7. The semiconductor processing method of claim 1, wherein the  
12 two different widths are each less than one micron, and the different  
13 threshold voltages are each less than 1 volt.

14  
15  
16  
17  
18  
19  
20  
21  
22  
23

1 8. A method of forming a pair of field effect transistors  
2 comprising:

3 forming a pair of active areas over a substrate, one of the active  
4 areas having a width less than one micron;

5 forming a gate line over both active areas to provide a pair of  
6 transistors having different threshold voltages, the transistors being  
7 provided with the different threshold voltages without using a separate  
8 channel implant for either transistor; and

9 wherein the transistor with the lower of the threshold voltages  
10 corresponds to the active area having the width less than one micron.

11  
12 9. The method of claim 8 further comprising forming the  
13 transistor having the higher of the threshold voltages to have an active  
14 area width greater than one micron.

15  
16 10. The method of claim 8 further comprising forming the  
17 transistor having the higher of the threshold voltages to have an active  
18 area width less than one micron.

19  
20 11. The method of claim 8 further comprising conducting only  
21 one common channel implant for the pair of transistors.  
22  
23



1 17. The method of claim 15, wherein the fabricating of the two  
2 field effect transistors comprises forming both active areas of the  
3 transistors to have widths less than one micron.

4  
5 18. The method of claim 15, wherein the fabricating of the two  
6 field effect transistors comprises forming both active areas of the  
7 transistors to have different widths.

8  
9 19. The method of claim 15, wherein the fabricating of the two  
10 field effect transistors comprises forming both active areas of the  
11 transistors to have different widths, each of which being less than one  
12 micron.

13  
14 20. The method of claim 15, wherein the fabricating of the two  
15 field effect transistors comprises forming shallow trench isolation regions  
16 within a substrate proximate the two field effect transistors, the shallow  
17 trench isolation regions defining, at least in part, active area widths of  
18 the transistors.





1 28. The semiconductor processing method of claim 26, wherein  
2 the threshold voltages for the two series of field effect transistors are  
3 defined by a common channel implant, said implant being the only  
4 channel implant which defines the threshold voltages for the two series  
5 of field effect transistors.

6  
7 29. The semiconductor processing method of claim 26, wherein  
8 the threshold voltages for the two series of field effect transistors are  
9 defined by one or more common channel implants.

10  
11 30. The semiconductor processing method of claim 26, wherein  
12 the threshold voltages for the two series of field effect transistors are  
13 defined by one or more common channel implants, said common channel  
14 implants being the only channel implants which define the threshold  
15 voltages for the two series of field effect transistors.



1 31. A semiconductor processing method of forming dynamic  
2 random access memory circuitry comprising:

3 providing a substrate having a memory array area over which  
4 memory circuitry is to be formed, and a peripheral area over which  
5 peripheral circuitry is to be formed;

6 forming a plurality of shallow trench isolation regions received  
7 within the peripheral area of the substrate, the shallow trench isolation  
8 regions being formed to define a plurality of active areas having widths  
9 within the substrate, some of the widths being no greater than about  
10 one micron, at least two of the widths being different; and

11 forming a conductive line over respective active areas to provide  
12 individual transistor gates, the transistors corresponding to the active  
13 areas having the different widths having different threshold voltages.

14  
15 32. The semiconductor processing method of claim 31 further  
16 comprising for the transistors having the different widths, providing the  
17 different threshold voltages without using a separate channel implant for  
18 the transistors.

19  
20 33. The semiconductor processing method of claim 31, wherein  
21 the two different widths are each less than one micron.  
22  
23

667060" 21388260

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23

34. A transistor assembly comprising:

a plurality of active areas having widths defined by shallow trench isolation regions of no greater than about one micron, at least some of the widths being different; and

gate lines disposed over the plurality of active areas to provide individual transistors, those transistors whose widths are different having different threshold voltages from one another.

35. The transistor assembly of claim 34, wherein the threshold voltages of at least some of the individual transistors are less than one volt.

36. The transistor assembly of claim 34, wherein individual transistors having active areas with the smaller widths have threshold voltages which are smaller than other individual transistors having active areas with larger widths.

37. The transistor assembly of claim 34, wherein one of the transistors comprises a portion of precharge circuitry for dynamic random access memory circuitry.

1           38. The transistor assembly of claim 34, wherein one of the  
2 transistors comprises a pass transistor.

3  
4           39. The transistor assembly of claim 34, wherein one of the  
5 transistors comprises a portion of sense amplifier circuitry for dynamic  
6 random access memory circuitry and has a lower threshold voltage  $V_{th}$ .

7  
8           40. The transistor assembly of claim 34, wherein some of the  
9 transistors are joined together in a parallel configuration.

10  
11          41. Dynamic random access memory circuitry comprising:  
12          a substrate having a memory array area for supporting memory  
13 circuitry and a peripheral area for supporting peripheral circuitry;  
14          a plurality of active areas within the peripheral area having widths  
15 defined by shallow trench isolation regions of no greater than about one  
16 micron, at least some of the widths being different; and  
17          conductive lines disposed over the plurality of active areas to  
18 provide individual transistors, those transistors whose widths are different  
19 having different threshold voltages from one another.

20  
21  
22  
23



667060-2583460

1 45. The transistor assembly of claim 44, further comprising a  
2 gate line extending over a plurality of the active sub-areas defining a  
3 plurality of transistors, each active sub-area width of an associated  
4 transistor being no greater than about one micron.

5  
6 46. The transistor assembly of claim 44, further comprising a  
7 gate line extending over a plurality of the active sub-areas defining a  
8 plurality of transistors, each active sub-area width of an associated  
9 transistor being no greater than about one micron, wherein more than  
10 two of the plurality of transistors have different threshold voltages.

11  
12 47. The transistor assembly of claim 44, wherein said gate line  
13 comprises a common gate line which extends over a plurality of the  
14 active sub-areas defining a plurality of transistors, each active sub-area  
15 width of an associated transistor being no greater than about one  
16 micron.

17  
18 48. The transistor assembly of claim 44, wherein said gate line  
19 comprises a common gate line which extends over a plurality of the  
20 active sub-areas defining a plurality of transistors, each active sub-area  
21 width of an associated transistor being no greater than about one micron  
22 and said plurality of transistors being joined in a parallel configuration.  
23

667050 6388860

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23

49. A transistor assembly comprising:

an active area;

a plurality of spaced-apart shallow trench isolation regions received by the active area and defining active sub-areas therebetween, individual active sub-areas having respective widths, at least one of the widths being no greater than about one micron and at least one other sub-area having a width which is less than the one width; and

a gate line extending over the one and the other sub-area and defining, in part, separate transistors, wherein the separate transistors have different threshold voltages, wherein said gate line comprises a common gate line which extends over a plurality of the active sub-areas defining a plurality of transistors, each active sub-area width of an associated transistor being no greater than about one micron and said plurality of transistors being joined in a parallel configuration to provide a pull down circuit coupled to a common node.

50. The transistor assembly of claim 49, further comprising a sense amplifier formed from pair of transistors, each of the pair having a gate that is cross-coupled to a drain of another of the pair, sources of the pair being coupled to the common node.

Add  
a2  
add C3  
add D2